









Circuit diagram of ZTEX USB-FPGA-Module 1.15y (rev. 2)


Contents:

Sheet 1	EZ-USB FX2 I/O, USB, EEPROM
Sheet 2	FPGA 1
Sheet 3	FPGA 2
Sheet 4	FPGA 3
Sheet 5	FPGA 4
Sheet 6	ADC and temperature sensores
Sheet 7	JTAG, CPLD, Power







XC6SLX-CSG484 (Bank 1, Top)











XC6SLX-CSG484 (Bank 1, Bottom)



XC6SLX-CSG484 (Bank 2)



XC6SLX-CSG484 (GND)




XC6SLX-CSG484 (Bank 1, Top)

XC6SLX-CSG484 (Bank 1, Bottom)









XC6SLX-CSG484 (Bank 2)

XC6SLX-CSG484 (GND)



IFCLK	1	1~IO_1_GGCK3
TCK1	3	2~IO_1
IFCLK1	5	3~IO_1
FXCLK1	6	5~IO_1
CCLK1	7	6~IO_1
	8	7~IO_1
TCK2	12	8~IO_1
IFCLK2	13	12~IO_1
FXCLK2	14	13~IO_1
CCLK2	16	14~IO_1
TCK	18	16~IO_1
TCK3	19	18~IO_1
IFCLK3	20	19~IO_2
FXCLK3	21	20~IO_2
CCLK3	22	21~IO_2
	23	22~IO_2
TCK4	27	23~IO_2
IFCLK4	28	27~IO_2
FXCLK4	29	28~IO_2
CCLK4	30	29~IO_2
	31	30~IO_2
	32	31~IO_2
	33	32~IO_2
	34	33~IO_2_GSR
CS4	34	34~IO_2_GTS2
CS3	36	36~IO_2_GTS1
CS2	37	37~IO_2
CS1	38	38~IO_2
	39	39~IO_2
PROG GPIF	40	40~IO_1
CCLK	41	41~IO_1
	42	42~IO_1
FXCLK	43	43~IO_1_GCK1
CTL5	44	44~IO_1_GCK2

XC9536XL-UQ44 (IO)



Capacitor selection rules:
 22µF: low ESR, X5R or X7R
 4.7µF: Z < 0.10hm @ 0.5..100MHz, Z < 0.40hm @ 500MHz