


# Circuit diagram of ZTEX USB-FPGA-Module 1.15


## Contents:


Sheet 1	EZ-USB FX2 I/O, USB, EEPROM
Sheet 2	JTAG, microSD, configuration CPLD, XC6S Bank 1T
Sheet 3	XC6S Banks 1B and 2
Sheet 4	XC6S Bank 0
Sheet 5	DDR2-SDRAM, XC6S Bank 3
Sheet 6	Power














Capacitor selection rules:  
 22µF: low ESR, X5R or X7R  
 4.7µF:  $Z < 0.10\Omega$  @ 0.5..1.0MHz,  $Z < 0.40\Omega$  @ 500MHz

