





Circuit diagram of ZTEX Experimental Board 1.3

Contents:

Sheet 1	Voltage regulators
Sheet 2	I/O connector, rows A and C
Sheet 3	I/O connector, rows B and D
Sheet 4	JTAG and power



Input voltage: 4.5..16V




CON5-FPGA

CON2-FPGA

EXP1.3-C-FPGA

EXP1.2/3-A-FPGA

CON3_ABE-FPGA



- A9~A20~IO_L16N_1
- B9~A19~IO_L16P_1
- A12~A18~IO_L66N_SCP0_0
- B12~B18~IO_L66P_SCP1_0
- A13~D17~IO_L65P_SCP3_0
- E13~C16~IO_L65N_SCP2_0
- A14~A17~IO_L64N_SCP4_0
- B14~C17~IO_L64P_SCP5_0
- E14~B16~IO_L63P_SCP7_0
- A15~C14~IO_L46N_0
- B15~D15~IO_L46P_0
- E15~A16~IO_L63N_SCP6_0
- F16~B12~IO_L36P_GCLK15_0
- A17~A11~IO_L35N_GCLK16_0
- B17~C11~IO_L35P_GCLK17_0
- E17~A12~IO_L36N_GCLK14_0
- A18~C13~IO_L48P_0
- B18~A13~IO_L48N_0
- F18~B14~IO_L50P_0
- A19~C12~IO_L37N_GCLK12_0
- B19~D11~IO_L37P_GCLK13_0
- E19~A14~IO_L50N_0
- A20~C15~IO_L62P_0
- B20~F10~IO_L38P_0
- E20~D12~IO_L47N_0_NC45
- E21~D13~IO_L47P_0_NC45
- E22~A10~IO_L34N_GCLK18_0
- E23~B10~IO_L34P_GCLK19_0
- A24~C10~IO_L33N_0
- B24~D10~IO_L33P_0
- E24~C9~IO_L8P_0
- A25~D8~IO_L32N_0
- B25~D9~IO_L32P_0
- E25~C7~IO_L5P_0
- A26~A8~IO_L6N_0
- B26~B8~IO_L6P_0
- E26~A7~IO_L5N_0
- A27~C8~IO_L7N_0
- B27~D7~IO_L7P_0
- E27~B6~IO_L4P_0
- A28~C6~IO_L3N_0
- B28~D6~IO_L3P_0
- A29~A5~IO_L2N_0
- B29~C5~IO_L2P_0
- A30~B3~IO_L1P_HSWAPEN_0
- B30~A6~IO_L4N_0

FPGA MODULE 1.15, 1.20 (ABE, FPGA I/O)

