










Circuit diagram of Cluster Base Board for ZTEX Series 2 FPGA Boards

Contents:

Sheet 1	External I/O connectors
Sheet 2	Board-to-board connections
Sheet 3	Power supply circuit







R0, R1 and R2 are not installed by default